There are many techniques for delayering PCBs for net-list recovery, but most of them don’t work well on modern, high-density, PCBs such as those found in smartphones. In other cases, execution of the technique requires very expensive equipment.This talk presents my current research on a new automated take on an old failure analysis technique, which hopefully will allow for low cost net-list recovery of today and tomorrow’s HDI PCBs.